Design and Performance Analysis of Analog Sub circuits for Multiplying DAC used in Image Compression

*(Student, M. Tech in VLSI from KLUniversity, Vijayawada) ** (Member of IEEE, Bengaluru) *** (Assistant Professor in VLSI from KLUniversity, Vijayawada) ABSTRACT Image compression is one of the prominent signal processing areas for multimedia applications. Compressed images when transmitted are affected by noise and thus reconstruction of images at the receiver becomes complex. Very recently Artificial Neural Networks are being used for image compression and decompression. One of the building blocks in ANN is the multiplying DAC. In this paper, we present the design and analysis of sub circuits for multiplying DAC using 180nm CMOS technology. The DA, current reference and opamp are design, modelled and analysed for its performances using Cadence Virtuoso and HSPICE. The optimum geometries for sub circuits are computed and schematic captured is carried out. The results obtained show that the designed sub circuits are suitable for multiplying DAC implementation.